


September 6th, 2023

Cape Town, South Africa



Prototype validation for the CMS Inner Tracker Phase II upgrade

TIPP 2023

Technology &
Instrumentation
in Particle Physics

N. Bartosik [\(a\)](#), [\(b\)](#)

on behalf of the Tracker group of the CMS Collaboration

[\(a\)](#) INFN Torino (Italy) [\(b\)](#) CERN (Switzerland)



Phase 2 upgrade: the changes

Inner Tracker of the CMS experiment will be fully replaced during the Phase 2 upgrade to cope with the increased radiation levels and collision rates of the HL-LHC

Upgraded tracker will operate under **harsh conditions:**

- average 200 pp collisions/event every 25 ns
- up to $1.9 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ fluence \blacktriangleright
and Total Ionising Dose (TID) of ~ 1 Grad

Substantially **extended coverage** in the forward region
from $\eta \leq 3.0 \rightarrow \underline{\eta \leq 4.0}$





- 2x2 modules (planar sensor)
- 1x2 modules (planar sensor)
- 1x2 modules (3D sensor)
- \hookrightarrow higher radiation tolerance
+ better thermal performance

A complete Inner Tracker comprises of **several core components:** sensors, readout chips, mechanics
↳ each has to be validated at different stages of design, production and assembly

Sensor

- spatial resolution, efficiency
- radiation tolerance





Main components: module assembly

A complete Inner Tracker comprises of **several core components:** sensors, readout chips, mechanics

↳ each has to be validated at different stages of design, production and assembly


Sensor

- spatial resolution, efficiency
- radiation tolerance



Readout chip → CROC - variation of RD53A design for CMS

- powering, noise, communication, cross-talk
- radiation tolerance





Main components: module assembly

A complete Inner Tracker comprises of **several core components:** sensors, readout chips, mechanics

↳ each has to be validated at different stages of design, production and assembly


Sensor

- spatial resolution, efficiency
- radiation tolerance




Readout chip → CROC - variation of RD53A design for CMS

- powering, noise, communication, cross-talk
- radiation tolerance



Module assembly

- hybridisation, wire-bonding
- mechanical qualities
- cooling performance



Wafer-level CROC testing: setup


CROC readout chips arrive from the vendor as Si wafers: 138 chips/wafer

↳ very complex manufacturing process → a fraction of chips expected to have defects


All relevant functionality of each chip tested directly on the wafer on two sites: INFN Torino + KSU



Probing station
semi-automated




Loaded wafer
non-thermal chuck



Probing card

- + power board
- + controller auxilliar board
interfaced via Arduino Due
- + PC with DAQ + UI
- + power supplies, source meters, etc.



Probing needles
in contact with pads
of the chip

Wafer-level CROC testing: tests

An extensive **series of Wafer Level Tests (WLT)** executed for every chip:

- powering schemes, power consumption, I-V curves
- chip configuration, communication, data transfer
- threshold tuning, analog/digital front-end readout
- ADC/DAC and temperature sensor calibrations


Execution time optimised to test **1 wafer/day** → ~8 min. / chip

↳ crucial for daily wafer validation during large-scale production

Just a few tests take most of the time:


- tuning of pixel thresholds [8% + 10%]
- calibration of T sensors [17%] → Shunt Low Drop-Out
- measurement of I-V curves in SLDO powering mode [12%]
- calibration of DACs [8%]

Several tests are still to be added, but there is enough time margin




Wafer-level CROC testing: results

Data from each test and each chip processed using **automated analysis** procedure



Wafer map

used for selection
of good chips
during wafer dicing



Test output

shows distribution of the
measured quantity


- 1 entry/chip
- ≥ 1 histogram/test

Bad quality chip
↳ discarded

Average yield of good chips: **73%** among 8 tested wafers

Part of the **yellow chips** are kept for internal use

↳ some production-critical functionality is broken,
but can still be useful in laboratory




Extensive list of measured values stored in the **Detector Construction Assembly** database (DCA)

↳ necessary for module assembly and future detector operation

Examples of the stored values:

- **final chip quality** (green / yellow / red)
↳ used during selection of good chips for module assembly
- **IREF trim-bit value**
↳ defines physical pads on the chip to be wire-bonded
- **T-sensor calibration coefficients**
↳ used during detector operation for the local T measurement
- + **relevant book-keeping information**
chip/wafer serial numbers, test configurations, quality criteria, etc.





Some quality criteria determined empirically from the tested wafers

↳ evolution of distributions from wafer to wafers is monitored to keep yields as high as possible


Inner Tracker will comprise of three separate partitions: TBPX, TFPX, TEPX each having a different mechanical structure

Conceptually the same module assembly in each partition


- HDI (High Density Interconnect)
- ROC + sensor assembly
- Si_3N_4 cooling plate (TBPX only)




Multiple specific module designs of each type




TBPX: 1x2






TBPX: 2x2



TEPX: 2x2



TFPX: 1x2




The two main operations during **module assembly**: glueing + wire bonding

↳ ROC + sensor arrive already assembled from the bump-bonding facility

Glueing must be done with very good alignment for proper wire-bonding

↳ using high-precision jigs with pins dedicated for each part + stencils for precise glue deposition



TBPX assembly


1. sensor + ROC glued to the cooling plate
2. HDI glued on top
3. ROC wirebonded to the HDI

Each step performed manually

↳ easy to parallelise
with tool duplication

TEPX assembly is more automated → using a robotic arm ►

↳ autonomous positioning of parts + glue deposition: $\leq 60 \mu\text{m}$ precision





Assembly quality is assessed in two main stages:

1. Optical inspection

primarily under microscope



- alignment of parts, soldering quality
- absence of mechanical damage
- quality of wire bonds



2. Functional tests

primarily using single-module adapters

- bump-bonding defects (*X-ray induced charge*)
- power consumption, communication
- threshold + noise distributions after tuning







HDI vs ROC alignment measured after each assembly → stored in DCA database for future reference + assembled mass measurements, wire-bond pull-test results, module-tuning results, etc.

Si-sensor designs are already finalised after **extensive beam-test campaigns** carried out at 3 sites: CERN, DESY, FNAL

- full characterisation of module prototypes ►
 - ↳ planar + 3D sensors bump-bonded to RD53A chips
 - + several modules tested with CROC prototypes
- measuring efficiency, noise, spatial resolution, cross-talk as a function of bias voltage, irradiation, temperature


Overall sensor performance under control → specialised studies ongoing focusing on detailed aspects of the module design and operations

- resolution dependence on the incidence angle
- operation synchronously with accelerator clock
- efficiency + resolution in the large pixels ►
e.g. on the chip edges: $225 \times 25 \mu\text{m}^2$



See more actual results in the [talk by Georg Steinbrück](#) tomorrow

Most of the beam tests use the EUDAQ data-acquisition system (CERN, DESY) with $5 \times$ MIMOSA-26 planes as a telescope: $18.4 \times 18.4 \mu\text{m}^2$ pitch + RD53 module as a reference plane



DUT box CERN SPS (July/August 2022)

DUTs on a rotating stage cooled down to -35°C


Corryvreckan software framework used for data analysis

- modular structure with flexible configuration
 - ↳ pixel masking, clustering, tracking, alignment, DUT analysis
- some modules modified for CROC-specific studies maintained in the CMS fork of the repository

Telescope + DUT alignment: one of the most critical steps ►

- asymmetric pixels need careful treatment in the code
 - ↳ local vs global resolution during track reconstruction + DUT alignment

Properly aligned DUT



Inner Tracker of the CMS experiment will be fully replaced for HL-LHC
with a much more capable and sophisticated detector

Designs of all the major components are already or close to be finalised
approaching large-scale production and assembly

Several stages of testing are being implemented at different sites
from testing single chips to integrations tests of multiple assembled modules

A lot of lessons are being learnt in the process
to streamline the assembly and quality assurance when large-scale construction begins