cea irfu ATLAS / ITk

Module development for the ATLAS ITk Pixel Detector

Matthias Saimpert (CEA Saclay, IRFU/DPhP) on behalf of the ATLAS ITk project

TIPP2023, Cape Town, South Africa

September 6, 2023



The ATLAS ITk pixel detector





ATLAS requires a new inner tracker for the LHC "high luminosity" phase (2026 onward)

- Targeting same or better performance than current inner detector, extending $|\eta| = 2.5 \rightarrow 4.0$
- Higher granularity, less material and improved radiation hardness (up to 20 MGy @ 4000 fb⁻¹ exp.) required
- \rightarrow More details in Koji's talk

L0: \sim 600 modules 'triplet'

- 3×(1 sensor + 1 FE chip) glued to 1 flex PCB
- 250 µm 3D silicon sensor
- **5** $0 \mu m^2$ pixels (25x100 μm^2 in barrel)



L1 to L4: \sim 8,000 modules 'quadruplet'

- 1 sensor + 4 FE chips glued to 1 flex PCB
- 150 μm n-in-p planar silicon sensor (100 μm in L1)
- 50x50 μm² pixels



Building blocks of the pixel detector, eventually loaded on local supports (see Gabriele's talk)

L0: \sim 600 modules 'triplet'

- 3×(1 sensor + 1 FE chip) glued to 1 flex PCB
- 250 µm 3D silicon sensor
- **5**0 solution 50x50 μ m² pixels (25x100 μ m² in barrel)



L1 to L4: \sim 8,000 modules 'quadruplet'

- 1 sensor + 4 FE chips glued to 1 flex PCB
- 150 μm n-in-p planar silicon sensor (100 μm in L1)
- 50x50 μm² pixels



- Building blocks of the pixel detector, eventually loaded on local supports (see Gabriele's talk)
- Modules use the RD53B front-end chip joint ATLAS+CMS R&D on TSMC 65nm technology

L0: \sim 600 modules 'triplet'

- 3×(1 sensor + 1 FE chip) glued to 1 flex PCB
- 250 µm 3D silicon sensor
- **5**0 solution 50x50 μ m² pixels (25x100 μ m² in barrel)



L1 to L4: \sim 8,000 modules 'quadruplet'

- 1 sensor + 4 FE chips glued to 1 flex PCB
- 150 μm n-in-p planar silicon sensor (100 μm in L1)
- 50x50 μm² pixels



- Building blocks of the pixel detector, eventually loaded on local supports (see Gabriele's talk)
- Modules use the RD53B front-end chip joint ATLAS+CMS R&D on TSMC 65nm technology
 - ATLAS final chip: ITkPix 400x384 pixels, differential analog FE JINST 16 (2021) 12, (see Stefano's talk)
 - chip size 2x2 cm², thickness 150 μm, low threshold (1000*e*), high hit rate (3 GHz/cm²), 4 data links at 1.28 Gbit/s

L0: \sim 600 modules 'triplet'

- 3×(1 sensor + 1 FE chip) glued to 1 flex PCB
- 250 µm 3D silicon sensor
- **5**0 solution 50x50 μ m² pixels (25x100 μ m² in barrel)



L1 to L4: \sim 8,000 modules 'quadruplet'

- 1 sensor + 4 FE chips glued to 1 flex PCB
- 150 μm n-in-p planar silicon sensor (100 μm in L1)
- 50x50 μm² pixels



- Building blocks of the pixel detector, eventually loaded on local supports (see Gabriele's talk)
- Modules use the RD53B front-end chip joint ATLAS+CMS R&D on TSMC 65nm technology
 - ATLAS final chip: ITkPix 400x384 pixels, differential analog FE JINST 16 (2021) 12, (see Stefano's talk)
 - chip size 2x2 cm², thickness 150 µm, low threshold (1000*e*), high hit rate (3 GHz/cm²), 4 data links at 1.28 Gbit/s

After yield factor \sim 12k modules to be produced in total, incl. 95% quadruplet (focus of this talk)

ITk pixel quad module layout



4 ITkPix flip-chip bump-bonded to 1 sensor tile

- indium or solder bumps
- ITkPix and sensor tiles produced in industry
- hybridization performed in industry

Custom-designed flex PCB glued on sensor backside

- flex PCB produced in industry
- incl. connectors for power and data service cables
- wirebonded to 4 ITkPix chips
- gluing + wirebonding performed in labs

Wirebond protections

- electrical: parylene coating (in labs or industry)
- mechanical: 'canopee' (in labs) [outer barrel modules only, not shown on sketch]

Total thickness: 565 µm (515 for L1)

Module production: organization & timeline

■ Dispatched over ~ 20 institutes (CERN, France, Germany, Italy, Japan, UK, USA)

- often subset of operations per site, e.g. 50% do testing only
- grouped in 'regional clusters' incl. ≥ 1 complete production line w/ backups

Challenge: harmonize process across sites $\rightarrow \sim$ 80 qualification 'blocks' defined must be passed to unlock module component deliveries

General timeline

 2021-2022:
 'R&D' production of ~ 160 modules based on previous chip version (RD53A)

 May 2022:
 Module Final Design Review (FDR) is passed

 2023:
 Site qualification & pre-production of ~ 500 modules (rate × 4 w.r.t R&D prod.)

 2024+:
 Module production, ~ 12,000 modules (rate × 2 w.r.t pre-prod.)

 2026
 Module production complete



Module assembly steps

Overview & Main challenges



First step of module construction in lab – components received from industry

- 1. component reception
- 2. bare module to flex PCB attach
- 3. wirebonding of flex PCB to FE chips
- 4. wirebonding protection

- \rightarrow sensor IV
- \rightarrow common dedicated tooling
- \rightarrow wirebond pull tests
- \rightarrow electrical/mechanical, +
 - + visual inspection/metrology between each step

Overview & Main challenges



First step of module construction in lab – components received from industry

- 1. component reception
- 2. bare module to flex PCB attach
- 3. wirebonding of flex PCB to FE chips
- 4. wirebonding protection

- \rightarrow sensor IV
- \rightarrow common dedicated tooling
- \rightarrow wirebond pull tests
- \rightarrow electrical/mechanical,
- + visual inspection/metrology between each step

Main challenges (personal selection)

- tight module envelope specifications
- no delamination/failure over $\Delta T = 80^{\circ}C$
- 'fast' assembly (< few hrs w/o curing time)



Metrology & Flex PCB attach

Flex PCB & Bare module metrology



Common flex-attach tooling: flex PCB & bare module jig





Metrology & Flex PCB attach

Flex PCB & Bare module metrology



TIPP2023 06/09/2023 8 / 17

Common flex-attach tooling: flex PCB & bare module jig

W Y

8h later

Glued module

Metrology & Flex PCB attach

Flex PCB & Bare module metrology



Common flex-attach tooling: flex PCB & bare module jig







Photo story of gluing an ITk-pixel module

Glue -

Flax DCD

4xFE

- >1 tooling planned per site
- Critical aspects:
 - visual inspection of flex PCB
 - good glue coverage & thickness, no seapage
 - good flex PCB / bare module alignment ($\pm 100 \,\mu$ m)

Visual Inspection & Wirebonding

Visual inspection of flex PCB pads



[taken w/ Keyence VHX-7000]

- contamination revealed only w/ specific lighting
- PCB pad surface quality crucial for strong bondings



Visual Inspection & Wirebonding

Visual inspection of flex PCB pads



[taken w/ Keyence VHX-7000]

- contamination revealed only w/ specific lighting
- PCB pad surface quality crucial for strong bondings

Wirebonding map (here for chip 1)



- $\blacksquare \sim$ 170 aluminium wires per chip (25 μm diameter) \rightarrow high density, various lengths & angles
- alignment & glue coverage crucial for wirebonding

Electrical & mechanical protections



Masking bef. parylene coating



masking tools for dicing tape



(left) connector masking caps (right) common module holder for coating

• high density of wirebonds \rightarrow electrical protection

- **a** parylene coating ($\sim 5 \,\mu$ m)
- masking of module backside, pickup areas and connectors

Electrical & mechanical protections



Masking bef. parylene coating



masking tools for dicing tape



(left) connector masking caps (right) common module holder for coating

• high density of wirebonds \rightarrow electrical protection

- **a** parylene coating ($\sim 5 \,\mu m$)
- masking of module backside, pickup areas and connectors

(outer barrel only)

tighter space for services \rightarrow mechanical protection

- 'canopee' element glued after parylene coating
- conductive glue required
- final design/procedure being finalised

Canopee







Module testing steps

Matthias Saimpert (CEA Saclay, IRFU/DPhP) on behalf of the ATLAS ITk project

TIPP2023 06/09/2023 11 / 17

Overview & Main challenges



Different tests part of quality control

- tests at room temperature
- tests at controlled temperature
- thermal cycling
- bump disconnection tests

- \rightarrow reception tests, first power-up, 'minimum health' tests
- \rightarrow full characterization incl. ADC/DAC calibration and pixel tuning
- \rightarrow [-45, +40 $^{\circ}$ C] and [-55, +60 $^{\circ}$ C]
- \rightarrow w/ Sr-90 source, x-ray gun or using cross-talk effect bef./aft. thermal cycling

Overview & Main challenges



Different tests part of quality control

- tests at room temperature
- tests at controlled temperature
- thermal cycling
- bump disconnection tests

- \rightarrow reception tests, first power-up, 'minimum health' tests
- \rightarrow full characterization incl. ADC/DAC calibration and pixel tuning
- \rightarrow [-45, +40°C] and [-55, +60°C]
- \rightarrow w/Sr-90 source, x-ray gun or using cross-talk effect bef./aft. thermal cycling

Main challenges (personal selection)

- fast/reliable detection of disconnected bumps
- process automation and parallelization
- 'fast' characterization (< few hrs w/o thermal cycles)

Generalities & Tests at room temperature





- Module handling and interfaces during testing
 - module remains in metallic carrier w/ power + data pigtails connected
 - specific adapter cards for individual module testing
- Common measurement + analysis software
 - collection of python packages maintained/developped collaboratively

Generalities & Tests at room temperature









- Module handling and interfaces during testing
 - module remains in metallic carrier w/ power + data pigtails connected
 - specific adapter cards for individual module testing

Common measurement + analysis software

collection of python packages maintained/developped collaboratively

Room temperature: simple test bench w/ passive cooling

- used for first power-up and 'minimum health' tests
- typically located in ISO7 assembly cleanroom
- power dissipated by aluminium plate or cooling fins



06/09/2023

Tests at controlled temperature





- Common cooling unit & vacuum chuck design
 - used for full characterization and tuning
 - active cooling w/ peltier, chiller unit and dry air → typically can go down to T= -35°C
 - a couple of designs exist, being harmonised

Tests at controlled temperature





- Climate chamber for thermal cycles
 - used for 10 (1) thermal cycles at -45, $+40^{\circ}$ C (-55, $+60^{\circ}$ C)
 - bump bonding are stressed when temperature changes
 - vacuum applied to mimic cell-loaded modules



- Common cooling unit & vacuum chuck design
 - used for full characterization and tuning
 - active cooling w/ peltier, chiller unit and dry air → typically can go down to T= -35°C
 - a couple of designs exist, being harmonised



Tests of bump bonding delamination



- 3 techniques being explored
 - Sr-90 source or x-ray gun scan:
 - cross-talk scan:
 - no-bias scan:

robust but heavy infrastructure (MBq, shielding) inject neighbouring pixels and read central pixel, easy but less reliable check noise/threshold variation with HV ON/OFF, not usable after loading



Tests of bump bonding delamination



3 techniques being explored

- Sr-90 source or x-ray gun scan:
- cross-talk scan:
- no-bias scan:

robust but heavy infrastructure (MBq, shielding) inject neighbouring pixels and read central pixel, easy but less reliable check noise/threshold variation with HV ON/OFF, not usable after loading

Measurement performed before/after thermal cycling

- modules w/ too weak bumps will be excluded
- final criteria to be derived from data being collected now





Summary & next steps

Getting ready for production start-up



Production site qualification in progress

- prerequisite to join for preproduction
- about 20 site candidates¹ \rightarrow 'regional clusters' being organised

Pre-production to be finalised by the end of the year, production will follow

- 12,000 modules to be assembled & tested during production
- ×2 production rates w.r.t pre-production

Points of attention (personal selection)

- **schedule:** pixel module production close to critical path
- **flex PCB:** pad contamination
- testing rates: high level of automation required

¹ often to a subset of operations only

Matthias Saimpert (CEA Saclay, IRFU/DPhP) on behalf of the ATLAS ITk project





Thank you for your attention

CEA SACLAY 91 191 Gif-sur-Yvette Cedex France matthias.saimpert@cea.fr



- 4. Flex attach validation
- 5. Anomaly detection on flex PCB
- 6. Bump bond stress tests
- 7. Readout w/ data merging



TIPP2023

06/09/2023

2/6

Focus on: flex attach validation







Glue pattern & HV hole

- continuous layer w/ coverage > 80% achieved w/ stencil glue dots, no seapage
- validation w/ glass dummy modules

Delamination tests

- thermal cycling of silicon dummy modules: up to 1000 extreme cycles (-55, +60°C), 1 module put in a -40°C freezer during 10 months ...
- $\blacksquare~\sim$ 160 RD53A prototype modules assembled and cycled
- 10 modules irradiated w/ test beams
- no detachment or any visible failure of the adhesive

talk at PIXEL2022



Focus on: anomaly detection on flex PCB

work of V. Maiboroda (CEA Saclay)

- Goal: automate visual inspection on ITk pixel module before wirebonding
- Various anomaly detection algorithms being compared
- Larger dataset to be acquired during preproduction



Chemical contaminations and scratch on a pad



Heat anomaly map from the algorithm. The higher the "temperature", the higher the probability of defectiveness.



Examples of the input data with results in the form of binary masks and heatmaps.

Focus on: bump bond stress tests

150 cvcles

500 cycles



Sinela

quad module shear test

aund module shear test

14.00 Vendor-B Single

and mar

lan.

Scotch-brite 400*384 853

lap Scotch-brite 400*384 219

Summary of the results of lap shear-stress tests

0.0056

0.0016

Coefficient thermal expansion mismatch between module components

OB TEG

IC CURP EC CERP

EC CURP. EC CERP

temperature variations expected during operation: CO2 cooling, power cycles, ...

250-50

500-100

100-500

500/136

induces mechanical stress on bump bondings

Up to 1000 cycles performed at -55, +60°C on various module types

- bump bonds demonstrated to survive 100 cycles w/ < 0.1% disconnection
- variations across vendors and carbon support material, in agreement w/ shear tests
- less delamination observed aft. parylene coating

PoS Pixel2022 (2023) 056



Focus on: readout w/ data merging



ATL-ITK-PUB-2022-001

- ITkPix has a complex interconnection feature enabling chip-to-chip communication allowing to optimize data link utilisation
- Data merging required to operate the ITk
- Quality control procedure being defined: eye diagram, test
 2 > 1 and 4 > 1 modes

Layer	Section	Number of Links/FE
0	Flat barrel	4
	Barrel rings	3
	End-cap rings	2
1	Flat barrel	0.5
	Barrel rings	1
	End-cap rings	1
2	Flat barrel	0.5
	Barrel rings	0.5
	End-cap rings (1-5)	0.5
	End-cap rings (6-11)	1
3	Flat barrel	0.25
	Barrel rings	0.25
	End-cap rings	0.5
4	Flat barrel	0.25
	Barrel rings	0.25
	End-cap rings (1-7)	0.25
	End-cap rings (8-9)	0.5





Table 3: Number of links/FE for the different regions of the pixel detector. A fractional number of links/FE means 2 FEs on a single link = 0.5 Links/FE 😾 that the same link is shared between multiple chips to send data out.